Digital ASIC/SoC Implementation

Home / Digital ASIC/SoC Implementation

  • RTL Synthesis
  • DC/RTL Compiler
  • Physical Synthesis
  • DFT Insertion
  • PPA
  • STA
  • Formal Verification
  • Scan Insertion

Process of transferring higher level of abstraction (RTL) to implementable lower level of abstraction

Synthesis

  • Constraints Development
  • Time budgeting
  • External IO interface
  • Timing ECO generation
  • Chip Level timing closure

Way of evaluating a design's timing performance by testing for timing violations along all conceivable paths

Timing

  • Floor planning and partitioning
  • Clock Tree synthesis
  • UPF/CPF aware flow
  • Power plan
  • Density screen creation
  • Pin & Macro placement

Placing the cells and connecting them to meet the design power, performance, and area (PPA) goals.

Route

  • Physical Verification
  • IR & EM checks
  • Low power checks
  • Formal Verification

Process Logical Checks ,Physical Checks and Power Checks of the chips

Sign Off

Talk to us